

0000 1 .TITLE LADMDT - LPA-11 DEDICATED MODE DISPATCH TABLE
0000 2 .IDENT 'V04-000'
0000 3 .
0000 4 .
0000 5 *****
0000 6 .
0000 7 .
0000 8 .
0000 9 .
0000 10 .
0000 11 .
0000 12 .
0000 13 .
0000 14 .
0000 15 .
0000 16 .
0000 17 .
0000 18 .
0000 19 .
0000 20 .
0000 21 .
0000 22 .
0000 23 .
0000 24 .
0000 25 .
0000 26 *****
0000 27 .
0000 28 .
0000 29 .
0000 30 .
0000 31 .
0000 32 .
0000 33 .
0000 34 .
0000 35 .
0000 36 .
0000 37 .
0000 38 .
0000 39 .
0000 40 .
0000 41 .
0000 42 .
0000 43 .
0000 44 .
00000000 45 DMDSIZ=18. :LENGTH OF DMDT BUFFER IN BYTES
00000040 46 SDT=^0100 :SLAVE DISPATCH TABLE START ADDRESS
00000000 47 CAINC=0 :CHANNEL ADDRESS INCREMENT VALUE
00000000 48 AD1SRL=0 :ADC #1 STATUS REGISTER ADDRESS LOW BYTE
00000010 49 SEX=^020 :SELECT EXTERNAL CLOCK START
00000010 50 RONPR=^035 :REQUEST OUTPUT NPR IN MICRO-PROCESSOR
00000000 51 CLR=0 :CLEAR AD STATUS REGISTER
00000090 52 RONPRL=^0235 :REQUEST OUTPUT NPR LOW BYTE IN MICRO-PROCESSOR
00000002 53 AD1DRL=2 :ADC #1 DATA REGISTER ADDRESS LOW BYTE
00000000 54 RINPR=^015 :REQUEST INPUT NPR
00000020 55 SCS=^040 :SELECT CLOCK OVERFLOW START FOR ADC'S
00000020 56 AD2SRL=^040 :ADC #2 STATUS REGISTER ADDRESS LOW BYTE
00000022 57 AD2DRL=^042 :ADC #2 DATA REGISTER ADDRESS LOW BYTE

00000001	0000	58	AD1SRH=1	:ADC #1 STATUS REGISTER HIGH BYTE ADDRESS
00000021	0000	59	AD2SRH=^041	:ADC #2 STATUS REGISTER HIGH BYTE ADDRESS
00000010	0000	60	SEN=^020	:SELECT EXTERNAL START, NO INTERRUPT ENABLE
		61	:	
		62	:	
		63	LPASSDMDT::	
		64	D.OES::	
40 9D 00 0D 02 1D 10 00 72	0000	65	.BYTE	:ONE ADC, EXTERNAL TRIGGER, SINGLE CHANNEL
00000013	0009	66	=D.OES+^023	DMDSIZ+<3*^040>,AD1SRL,SEX,RONPR,AD1DRL,RINPR,CLR,RONPRL,SDT
40 9D 00 0D 02 1D 10 00 00 72	0013	67	D.OEQ::	:ONE ADC, EXTERNAL TRIGGER, SEQUENTIAL CHANNEL
00	001D	68	.BYTE	DMDSIZ+<3*^040>,CAINC,AD1SRL,SEX,RONPR,AD1DRL,RINPR,CLR,RONPRL,SDT
00000026	001E	69	.BYTE	CAINC
40 9D 00 0D 02 1D 20 00 72	0026	70	=D.OEQ+^023	:ONE ADC, CLOCK TRIGGER, SINGLE CHANNEL
00000039	002F	71	D.OCS::	DMDSIZ+<3*^040>,AD1SRL,SCS,RONPR,AD1DRL,RINPR,CLR,RONPRL,SDT
40 9D 00 0D 02 1D 20 00 00 72	0039	72	.BYTE	:ONE ADC, CLOCK TRIGGER, SEQUENTIAL CHANNEL
00	0043	73	=D.OCS+^023	DMDSIZ+<3*^040>,CAINC,AD1SRL,SCS,RONPR,AD1DRL,RINPR,CLR,RONPRL,SDT
0000004C	0044	74	D.OCQ::	CAINC
48 9D 00 0D 02 1D 10 00 72	004C	75	.BYTE	:TWO ADC, EXTERNAL TRIGGER, SINGLE CHANNEL
40 9D 00 0D 22 1D 10 20	0055	76	.BYTE	DMDSIZ+<3*^040>,AD1SRL,SEX,RONPR,AD1DRL,RINPR,CLR,RONPRL,SDT+^010
0000005F	005D	77	=D.OCQ+^023	AD2SRL,SEX,RONPR,AD2DRL,RINPR,CLR,RONPRL,SDT
9D 00 0D 02 1D 10 00 00 72	005F	78	D.TES::	:TWO ADC, EXTERNAL TRIGGER, SEQUENTIAL CHANNEL
40 9D 00 0D 22 1D 10 20 00 49	0068	79	.BYTE	DMDSIZ+<3*^040>,CAINC,AD1SRL,SEX,RONPR,AD1DRL,RINPR,CLR,RONPRL
00000072	0072	80	.BYTE	SDT+^011,CAINC,AD2SRL,SEX,RONPR,AD2DRL,RINPR,CLR,RONPRL,SDT
40 9D 00 0D 02 1D 20 00 B2	0072	81	=D.TES+^023	:TWO ADC, CLOCK TRIGGER, SINGLE CHANNEL
40 9D 00 0D 22 1D 20 20 48	007A	82	D.TEQ::	DMDSIZ+<5*^040>,AD1SRL,SCS,RONPR,AD1DRL,RINPR,CLR,RONPRL
00000085	0083	83	.BYTE	SDT+^010,AD2SRL,SCS,RONPR,AD2DRL,RINPR,CLR,RONPRL,SDT
9D 00 0D 02 1D 20 00 00 B2	0085	84	.BYTE	:TWO ADC, CLOCK TRIGGER, SEQUENTIAL CHANNEL
40 9D 00 0D 22 1D 20 20 00 49	008E	85	=D.TEQ+^023	DMDSIZ+<5*^040>,CAINC,AD1SRL,SCS,RONPR,AD1DRL,RINPR,CLR,RONPRL
00000098	0098	86	D.TCS::	SDT+^011,CAINC,AD2SRL,SCS,RONPR,AD2DRL,RINPR,CLR,RONPRL,SDT
		87	.BYTE	:TWO ADC, CLOCK TRIGGER, SINGLE CHANNEL
		88	.BYTE	DMDSIZ+<5*^040>,AD1SRL,SCS,RONPR,AD1DRL,RINPR,CLR,RONPRL
		89	=D.TCS+^023	SDT+^010,AD2SRL,SCS,RONPR,AD2DRL,RINPR,CLR,RONPRL,SDT
		90	D.TCQ::	:TWO ADC, CLOCK TRIGGER, SEQUENTIAL CHANNEL
		91	.BYTE	DMDSIZ+<5*^040>,CAINC,AD1SRL,SCS,RONPR,AD1DRL,RINPR,CLR,RONPRL
		92	.BYTE	SDT+^011,CAINC,AD2SRL,SCS,RONPR,AD2DRL,RINPR,CLR,RONPRL,SDT
		93	=D.TCQ+^023	:PARALLEL MODE TABLE
		94	:	
		95	D.TESP::	
		96	.BYTE	:TWO ADC, EXTERNAL TRIGGER, SINGLE, PARALLEL
OD 02 1D 10 20 1D 00 10 12	0098	97	.BYTE	DMDSIZ+<0*^040>,SEX,AD1SRL,RONPR,AD2SRL,SEN,RONPR,AD1DRL,RINPR
46 9D 21 9D 01 0D 22	00A1	98	.BYTE	AD2DRL,RINPR,AD1SRH,RONPRL,AD2SRH,RONPRL,SDT+6
000000AB	00A8	99	.BYTE	:TWO ADC, EXTERNAL TRIGGER, SEQUENTIAL, PARALLEL
02 00 1D 10 20 1D 00 10 12	00AB	100	=D.TESP+^023	DMDSIZ+<0*^040>,SEX,AD1SRL,RONPR,AD2SRL,SEN,RONPR,CAINC,AD1DRL
46 9D 21 9D 01 0D 22 0D	00B4	101	D.TEQP::	RINPR,AD2DRL,RINPR,AD1SRH,RONPRL,AD2SRH,RONPRL,SDT+6
000000BE	00BC	102	.BYTE	:TWO ADC, CLOCK TRIGGER, SINGLE, PARALLEL
OD 02 1D 20 20 1D 00 20 92	00BE	103	.BYTE	DMDSIZ+<4*^040>,SCS,AD1SRL,RONPR,AD2SRL,SCS,RONPR,AD1DRL,RINPR
46 9D 21 9D 01 0D 22	00C7	104	=D.TEQP+^023	AD2DRL,RINPR,AD1SRH,RONPRL,AD2SRH,RONPRL,SDT+6
000000D1	00CE	105	D.TCSP::	:TWO ADC, CLOCK TRIGGER, SEQUENTIAL, PARALLEL
02 00 1D 20 20 1D 00 20 92	00D1	106	.BYTE	DMDSIZ+<4*^040>,SCS,AD1SRL,RONPR,AD2SRL,SCS,RONPR,CAINC,AD1DRL
46 9D 21 9D 01 0D 22 0D	00DA	107	.BYTE	RINPR,AD2DRL,RINPR,AD1SRH,RONPRL,AD2SRH,RONPRL,SDT+6
00000100	00E2	108	=D.TCSP+^023	:TWO ADC, CLOCK TRIGGER, SINGLE, PARALLEL
		109	D.TCQP::	DMDSIZ+<4*^040>,SCS,AD1SRL,RONPR,AD2SRL,SCS,RONPR,CAINC,AD1DRL
		110	.BYTE	RINPR,AD2DRL,RINPR,AD1SRH,RONPRL,AD2SRH,RONPRL,SDT+6
		111	.BYTE	:PAD OUT TO 256 BYTES
		112	.BLKB	30
		113		
		114		

LADMDT
V04-000

- LPA-11 DEDICATED MODE DISPATCH TABLE D 10
16-SEP-1984 01:56:26 VAX/VMS Macro V04-00
5-SEP-1984 01:53:27 [MCLDR.SRC]LADMDT.MAR;1

Page 3
(1)

0100 115 .END

LAL
Pse

PSE

LPA
SAB
SRM
LPA

Pha

Ini
Com
Pas
Sym
Pas
Sym
Pse
Cro
Ass

The
245
The
292
27

Mac

-\$2
593
The
MAC

```

AD1DRL      = 00000002
AD1SRH      = 00000001
AD1SRL      = 00000000
AD2DRL      = 00000022
AD2SRH      = 00000021
AD2SRL      = 00000020
CAINC       = 00000000
CLR         = 00000000
D.OCQ       00000039 RG 01
D.OCS       00000026 RG 01
D.OEQ       00000013 RG 01
D.OES       00000000 RG 01
D.TCQ       00000085 RG 01
D.TCQP      000000D1 RG 01
D.TCS       00000072 RG 01
D.TCSP      000000BE RG 01
D.TEQ       0000005F RG 01
D.TEQP      000000AB RG 01
D.TES       0000004C RG 01
D.TESP      00000098 RG 01
DMDSIZ      = 00000012
LPASS$DMDT 00000000 RG 01
RINPR       = 0000000D
RONPR       = 0000001D
RONPRL      = 0000009D
SCS         = 00000020
SDT         = 00000040
SEN         = 00000010
SEX         = 00000010

```

-----+
! Psect synopsis !
-----+

PSECT name	Allocation	PSECT No.	Attributes
. ABS _LPA\$CODE	00000000 (0.) 00 (0.) 00000100 (256.) 01 (1.)	NOPIC USR CON ABS LCL NOSHR NOEXE NORD NOWRT NOVEC BYTE CON REL LCL NOSHR EXE RD NOWRT NOVEC WORD	

-----+
! Performance indicators !
-----+

Phase	Page faults	CPU Time	Elapsed Time
Initialization	29	00:00:00.07	00:00:00.26
Command processing	100	00:00:00.43	00:00:01.44
Pass 1	67	00:00:00.60	00:00:01.25
Symbol table sort	0	00:00:00.01	00:00:00.01
Pass 2	38	00:00:00.28	00:00:01.45
Symbol table output	4	00:00:00.04	00:00:00.04
Psect synopsis output	1	00:00:00.02	00:00:00.02
Cross-reference output	0	00:00:00.00	00:00:00.00
Assembler run totals	242	00:00:01.46	00:00:04.48

The working set limit was 900 pages.
2394 bytes (5 pages) of virtual memory were used to buffer the intermediate code.

There were 10 pages of symbol table space allocated to hold 29 non-local and 0 local symbols.
115 source lines were read in Pass 1, producing 11 object records in Pass 2.
0 pages of virtual memory were used to define 0 macros.

! Macro library statistics !

Macro library name

\$255\$DUA28:[SYSLIB]STARLET.MLB;2

Macros defined

0

0 GETS were required to define 0 macros.

There were no errors, warnings or information messages.

MACRO/LIS=LISS:LADMDT/OBJ=OBJ\$:\$LADMDT MSRC\$:\$LADMDT/UPDATE=(ENH\$:\$LADMDT)

0233 AH-BT13A-SE
VAX/VMS V4.0

DIGITAL EQUIPMENT CORPORATION
CONFIDENTIAL AND PROPRIETARY

